Can clock path be like this?

CLK  -----> going to paraller branches of 3 symmetric buffers each ----> series branch of 2 buffers


No. Though symmetric and equal number of buffers are used in the parallel branches, still glitches may occur because of metal layers change and parasitic changes etc...